What syntax error might I be making when instantiating a Verilog module in my code